The current code for cache maintenance in core/cortex-m assumes 32-byte cache lines and to some extent 4-way cache.
While it's true for the few chips we are currently using with caches, ie Cortex-M based on ARM IP, but it is not generally true any implementation of the ARMv7-M ISA.
We can update the code to support all possible cache geometries (if needed...)