Keep a shared memory cache of atomic message sequence number. GpuChannel updates it on the IO thread for each message. GpuChannelHost checks the cache before sending its sync NOP message. It can also spin on the atomic with a timeout if that makes sense. Should be easy to add an UMA histogram for the percentage of sync IPCs avoided because of this.